

# 500-kHz Half-Bridge DC-DC Converter With Integrated Secondary Synchronous Rectification Control

# FEATURES

- 12-V to 72-V Input Voltage Range
- Compatible with ETSI 300 132-2 100 V, 100-ms Transients
- Integrated Half-Bridge 1-A Primary Drivers
- Secondary Synchronous Rectifier Control
- Voltage Mode Control
- Voltage Feedforward Compensation
- High Voltage Pre-Regulator Operates During Start-Up
- Current Sensing On Low-Side Primary Device

## DESCRIPTION

Si9123 is a dedicated half-bridge controller IC ideally suited to fixed telecom dc-dc converter applications where high efficiency is required at low output voltages (e.g. <3.3 V). Designed to operate within the voltage range of 12-72 V and withstand 100 V, 100 ms transients, the IC is capable of controlling and directly driving both primary side MOSFET switches of a half-bridge circuit.

High conversion efficiency is achieved by use of synchronous rectifying MOSFET transistors in the secondary. Due to the


### FUNCTIONAL BLOCK DIAGRAM

- Hiccup Current Control During Shorted Load
- Low Input Voltage Detection
- Programmable Soft-Start Function
- Programmable Oscillator Frequency
- Over Temperature Protection

#### APPLICATIONS

- Network Cards
- Power Supply Modules

very low on-resistance of the secondary MOSFETs, a significant increase in the efficiency can be achieved as compared with conventional Schottky diodes for today's low output voltages. On-chip control of the dead time delays between the primary and secondary signals keep efficiencies high and prevents accidental destruction of the power transformer or wasted energy from self timed approaches. Such a system can achieve conversion efficiencies well in excess of 90%.





## **DESCRIPTION (CONTINUED)**

Si9123 has advanced current monitoring circuitry to permit the user to set the maximum current in the primary circuit. Such a feature acts as protection against output shorts. Upon sensing an overload condition, the converter is shut off for a period of time and then soft-start cycle is re-initiated, achieving hiccup mode operation. Current sensing is by means of a sense resistor on the low-side primary device. An integrated over-temperature shutdown circuit also protects the system.

The 100-V depletion mode MOSFET integrated pre-regulator

circuit permits direct operation from input voltage with only one series resistor during startup. The pre-regulator automatically disconnects from the input supply when the output voltage is established by means of a feedback winding from the filter inductor.

Si9123 is available in <u>TSSOP-16</u> pin package. In order to satisfy the stringent ambient temperature requirements, Si9123 is rated to handle the industrial temperature range of -40 to  $85^{\circ}$ C.

### **DETAILED BLOCK DIAGRAM**




Figure 2.



## ABSOLUTE MAXIMUM RATINGS (ALL VOLTAGES REFERENCED TO GND = 0 V)

V <sub>IN</sub> (Continuous)
$V_{\text{IN}}  (100 \text{ ms})  \ldots  100 \text{ V}$
V <sub>CC</sub>
V <sub>BST</sub>
V <sub>LX</sub>
V <sub>BST</sub> - V <sub>LX</sub>
$V_{\text{REF}},R_{\text{OSC}}$
Logic Inputs
Analog Inputs

SEC_SYNC Drive Current
HV Pre-Regulator Input Current (continuous) 5 mA
Storage Temperature
Operating Junction Temperature $\hfill \ldots \hfill 125^\circ C$
Power Dissipation <sup>a</sup>
TSSOP-16 (T <sub>A</sub> = 25°C) 1.25 W
Thermal Impedance ( $\Theta_{JA}$ )
TSSOP-16 <sup>b</sup> 100°C/W
Notes a. Device mounted on JEDEC compliant 1S2P (4-layer) test board
a. Device mounted on JEDEC compliant 132F (4-layer) lest board.

nt 152P (4-layer) test board.

Derate -10 mW/°C above 25°C. b.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING RANGE (ALL VOLTAGES REFERENCED TO GND = 0 V)**

V <sub>IN</sub>	
C <sub>VIN1</sub>    C <sub>VIN2</sub>	100 $\mu\text{F/ESR}$ $\leq$ 100 m\Omega and 0.1 $\mu\text{F}$
V <sub>CC</sub> Operating	10 to 13.2 V
CV <sub>CC</sub>	4.7 μF
fosc	200 to 600 kHz
R <sub>OSC</sub>	$\ldots\ldots$ .24 to 72 k $\Omega$
R <sub>EXT</sub>	1.4 kΩ

C <sub>SS</sub>
C <sub>REF</sub> 1.0 μF
C <sub>BOOST</sub> 0.1 μF
$C_{\text{LOAD}} \ \dots \ 150 \ \mu\text{F}$
Analog Inputs $\hdots$
Digital Inputs 0 to V <sub>CC</sub>
Reference Voltage Output Current 0 to 2.5 mA

		Test Conditions Unless Specified		Limits		
		$CS1 = CS2 = 0 \text{ V},  f_{\text{NOM}} = 500 \text{ kHz},  \text{V}_{\text{IN}} = 48 \text{ V}$ $\text{V}_{\text{INDET}} = 4.8 \text{ V}; 10 \text{ V} \le \text{V}_{\text{CC}} \le 13.2 \text{ V}$	-40 to 85°C			
Parameter	Symbol		Min <sup>b</sup>	Турс	Max <sup>b</sup>	Unit
Reference (3.3 V)	· · ·					
Output Voltage	V <sub>REF</sub>	$V_{CC}$ = 12 V, 25°C Load = 0 mA	3.2	3.3	3.4	V
Short Circuit Current	I <sub>SREF</sub>	V <sub>REF</sub> = 0 V			-50	mA
Load Regulation	dVr/dlr	I <sub>REF</sub> = 0 to -2.5 mA		- 30	-75	mV
Power Supply Rejection	PSRR	@ 100Hz		60		dB
Oscillator						
Accuracy (1% R <sub>OSC</sub> )		$R_{OSC} = 30 \text{ k}\Omega, \text{ f}_{NOM} = 500 \text{ kHz}$	-20		20	%
Max Frequency	F <sub>MAX</sub>	$R_{OSC} = 24 \text{ k}\Omega$		600		kHz
Error Amplifier			1			
Input Bias Current	I <sub>BIAS</sub>	V <sub>EP</sub> = 0 V	- 40		- 15	μΑ
Gain	A <sub>V</sub>			-2.2		
Bandwidth	BW			5		MHz
Power Supply Rejection	PSRR	@ 100Hz		60		dB
Slew Rate	SR			0.5		V/μs
Current Sense Amplifier			•	•		
Input Voltage CM Range	V <sub>CM</sub>	V <sub>CS1</sub> - GND, V <sub>CS2</sub> - GND		±150		mV
Input Amplifier Gain	A <sub>VOL</sub>			17.5		dB
Input Amplifier Bandwidth	BW			5		MHz
Input Amplifier Offset Voltage	V <sub>OS</sub>			±5		
V <sub>CC</sub> Hiccup Threshold	V <sub>THCUP</sub>	Increase CS2 Until SS Hiccups		150		mV
Hysteresis		Decrease CS2 Until SS Clamps		-50	l	

# Si9123

# Vishay Siliconix

**New Product** 



<b>SPECIFICATIONS</b> <sup>a</sup>							
	Test Conditions Unless Specified   CS1 = CS2 = 0 V, f <sub>NOM</sub> = 500 kHz, V <sub>IN</sub> = 48 V		<b>Limits</b> -40 to 85°C				
Parameter	Symbol	$V_{\text{INDET}} = 4.8 \text{ V}; 10 \text{ V} \le \text{V}_{\text{CC}} \le 13.2 \text{ V}$		Min <sup>b</sup>	Турс	Max <sup>b</sup>	Unit
PWM Operation							
Duty Cycle <sup>e</sup>	D <sub>MAX</sub>	f <sub>OSC</sub> = 500 kHz	V <sub>EP</sub> = 0 V	90	92	95	%
Duty Cycle	D <sub>MIN</sub>	10SC - 500 KHZ	V <sub>EP</sub> = 1.85 V		< 15		70
Pre-Regulator							
Input Voltage (Continuous)	V <sub>IN</sub>	I <sub>IN</sub> = 10 μA				72	V
Input Leakage Current	I <sub>LKG</sub>	$V_{IN}$ = 72 V, $V_{CC}$ > $V_{F}$	REG			10	
	I <sub>REG1</sub>	$V_{IN}$ = 72 V, $V_{INDET}$ < 7	V <sub>SD</sub>		86	200	μA
Regulator Bias Current	I <sub>REG2</sub>	$V_{IN} = 72 \text{ V}, \text{ V}_{INDET} > \text{ V}$	/ <sub>REF</sub>		4	6.5	mA
Pre-Regulator Drive Capacility	I <sub>START</sub>	$V_{CC} < V_{REG}$		20			ma
	V	V <sub>INDET</sub> > V <sub>REF</sub>		7.4	9.1	10.4	
V <sub>CC</sub> Pre-Regulator Turn Off Threshold Voltage	V <sub>REG1</sub>		$T_A = 25^{\circ}C$	8.5	9.1	9.7	
·····g-	V <sub>REG2</sub>	V <sub>INDET</sub> = 0 V	0 V		9.2		v
Undervoltage Lockout <sup>d</sup>	Vuvlo	V <sub>CC</sub> Rising		7.15	8.6	9.8	V
	VUVLO	VCC Rising	$T_A = 25^{\circ}C$	8.1	8.6	9.3	
V <sub>UVLO</sub> Hysteresis	VUVLOHYS				0.5		
Soft-Start							
Soft-Start Current Output	I <sub>SS1</sub>	$0 < V_{SS} < 2 V_{be}$		12	20	28	μΑ
Solt-Start Current Output	I <sub>SS2</sub>	$2 V_{be} < V_{SS} < 4.8$	V	60	100	200	μΑ
Soft-Start Completion Voltage	V <sub>SS_COMP</sub>	Normal Operation		7.35	8.1	8.85	V
Shutdown							
VINDET Shutdown FN	V <sub>SD</sub>	V <sub>INDET</sub> Rising		350	550	720	
V <sub>INDET</sub> Hysteresis		VINDET			200		mV
VINDET Input Threshold Ve	oltages				•		
V <sub>INDET</sub> - V <sub>IN</sub> Under Voltage	V <sub>UV</sub>	VINDET Rising		3.13	3.3	3.46	v
VINDET Hysteresis		VINDET			0.3		V
Over Temperature Protect	tion				•		
Activating Temperature		T <sub>J</sub> Increasing			160		
De-Activating Temperature		T <sub>J</sub> Decreasing			130		°C
Converter Supply Current	t (V <sub>CC</sub> )						
Shutdown	I <sub>CC1</sub>	Shutdown, V <sub>INDET</sub> = 0 V		50	140	350	μA
Switching Disabled	I <sub>CC2</sub>	V <sub>INDET</sub> < V <sub>REF</sub>		1.8	2.8	3.8	
Switching w/o Load	I <sub>CC3</sub>	$V_{\text{INDET}} > V_{\text{REF}}$ f <sub>NOM</sub> = 500 kHz		3.0	4.4	6.8	
Switching with CLOAD	I <sub>CC4</sub>	$V_{CC}$ = 12 V, $C_{DH}$ = $C_{DL}$ = 3 nF, $C_{SE}$	C_SYNC = 0.3 nF		15.2		mA
V <sub>CC</sub> Hiccup Current	I <sub>HCUP</sub>	$\frac{1}{CS2 - CS1 = 200 \text{ mV}, C_{DL} = C_{DH} = 3 \text{ nF}}{C_{SEC} \text{ sync} = 0.3 \text{ nF}}$			4.3		



						1	
		Test Conditions Unless Specified	Limits -40 to 85°C				
Parameter	Symbol	$CS1 = CS2 = 0 V, f_{NOM} = 500 \text{ kHz}, V_{IN} = 48 V$ $V_{INDET} = 4.8 V; 10 V \le V_{CC} \le 13.2 V$	Min <sup>b</sup>	Тур <sup>с</sup>	Max <sup>b</sup>	Unit	
Output MOSFET DH D	river (High-Side)		•				
Output High Voltage	V <sub>OH</sub>	Sourcing 10 mA	V <sub>BST</sub> - 0.3			v	
Output Low Voltage	V <sub>OL</sub>	Sinking 10 mA			V <sub>LX</sub> + 0.3	_	
Boost Current	I <sub>BST</sub>		0.8	1.55	2.4		
L <sub>X</sub> Current	I <sub>LX</sub>	$V_{LX} = 48 \text{ V}, V_{BST} = V_{LX} + V_{CC}$	-0.8	-0.4	-0.1	mA	
Peak Output Source	ISOURCE			-1.0	-0.75	A	
Peak Output Sink	I <sub>SINK</sub>	$V_{LX} = 48 \text{ V}, V_{BST} = V_{LX} + V_{CC}$	0.75	1.0			
Rise Time	tr			18	28	ns	
Fall Time	t <sub>f</sub>	$T_A = 25^{\circ}C, C_{DH} = 3 \text{ nF}, V_{CC} = 12 \text{ V}, 20 - 80\%$		22	28		
Output MOSFET DL Dr	iver (Low-Side)	1		1	1	1	
Output High Voltage	V <sub>OH</sub>	Sourcing 10 mA	V <sub>CC</sub> - 0.3			v	
Output Low Voltage	V <sub>OL</sub>	Sinking 10 mA			0.3	v	
Peak Output Source	ISOURCE			-1.0	-0.75	0.75 A	
Peak Output Sink	I <sub>SINK</sub>	V <sub>CC</sub> = 12 V	0.75	1.0			
Rise Time	tr			19	28		
Fall Time	t <sub>f</sub>	$T_A = 25^{\circ}C, C_{DL} = 3 \text{ nF}, V_{CC} = 12 \text{ V}, 20 - 80\%$		24	28	ns	
Secondary_Synchrono	ous Driver			1		1	
Output High Voltage	V <sub>OH</sub>	Sourcing 10 mA				V	
Output Low Voltage	V <sub>OL</sub>	Sinking 10 mA			0.4		
	t <sub>d1</sub>			90	110		
Leading Edge Delays	t <sub>d3</sub>	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 12 V, L <sub>X</sub> = 48 V, See <u>Figure 3</u>		75	95		
	t <sub>d2</sub>	$C_{DH} = C_{DL} = 3 \text{ nF}, C_{SGC, SYNC} = 0.3 \text{ nF}$		90	110	ns	
Trailing Edge Delays	t <sub>d4</sub>			65	95	-	
Peak Output Source	ISOURCE	E V <sub>CC</sub> = 12 V		- 100			
Peak Output Sink	I <sub>SINK</sub>			100		mA	
Rise Time	tr			16	28		
Fall Time	t <sub>f</sub>	$T_A = 25^{\circ}C, C_{SEC_{SYNC}} = 3 \text{ nF}, V_{CC} = 12 \text{ V}, 20 - 80\%$		17	28	ns	
Voltage Mode		1	•	1	1	1	
	Input to high-side switch off		< 200				
Error Amplifier	t <sub>d2DL</sub>	Input to low-side switch off		<200		ns	
Current Mode							
Current Amplifier <sup>t</sup> d3DH t <sub>d4DL</sub>	Input to high-side switch off		<200		ns		
		Input to low-side switch off	1	< 200	İ	115	

Notes a. Refer to PROCESS OPTION FLOWCHART for additional information. b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum (-40° to 85°C). c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing and are measured at V<sub>CC</sub> = 12 V unless otherwise noted. d. V<sub>UVLO</sub> tracks V<sub>REG1</sub> by a diode drop e. Measured on D<sub>L</sub> or D<sub>H</sub> outputs.


# Si9123


# Vishay Siliconix

**New Product** 




## TIMING DIAGRAMS FOR MOS DRIVERS







## **PIN CONFIGURATION**



ORDERING INFORMATION				
Part Number Temperature Range Package		Package		
Si9123DQ-T1	-40 to 85°C	Tape and Reel		
Si9123DQ	-40 10 85 °C	Bulk		


PIN DESCRIPTION				
Pin Number	Name	Function		
1	V <sub>IN</sub>	Input supply voltage for the start-up circuit.		
2	V <sub>CC</sub>	Supply voltage for internal circuitry		
3	V <sub>REF</sub>	3.3-V reference, decoupled with 1-µF capacitor		
4	GND	Ground		
5	R <sub>OSC</sub>	External resistor connection to oscillator		
6	EP	Voltage control input		
7	VINDET	$V_{IN}$ under voltage detect and shutdown function input. Shuts down or disables switching when $V_{INDET}$ falls below preset threshold voltages and provides the feed forward voltage.		
8	CS1	Current limit amplifier negative input		
9	CS2	Current limit amplifier positive input		
10	SS	Soft-Start control - external capacitor connection		
11	SEC_SYNC	Secondary side timing signal		
12	PGND	Power ground.		
13	DL	Low-side gate drive signal – primary		
14	L <sub>X</sub>	High-side source and transformer connection node		
15	D <sub>H</sub>	High-side gate drive signal – primary		
16	BST	Bootstrap voltage to drive the high-side n-channel MOSFET switch		

# **Vishay Siliconix**

## New Product



## **DETAILED FUNCTIONAL BLOCK DIAGRAM**





### **DETAILED OPERATION**

#### Start-Up

A detailed Functional Block Diagram is shown in Figure 5 with additional detail of the pre-regulator shown in Figure 6. The pre-regulator circuit acts as a linear regulator to provide V<sub>CC</sub> directly from the V<sub>INEXT</sub> supply until the V<sub>CC</sub> supply voltage between 10 V to 13.2 V can be sustained from an auxiliary winding from the secondary of the power inductor.

When  $V_{\text{INEXT}}$  rises above 0 V, the internal pre-regulator begins charging the external capacitor on  $V_{\text{CC}}$ . The charging current is limited to typically 40 mA by the internal 100 V DMOS device. When  $V_{\text{CC}}$  exceeds the UVLO voltage of 8.8 V, a soft-start cycle of the controller is initiated to provide power to the secondary. Once switching commences, the internal gate drivers for the primary side switching transistors and the drive current into the secondary synchronization driver draw additional current from the  $V_{\text{CC}}$  capacitor and pre-regulator.



The pre-regulator will remain on until V<sub>CC</sub> equals V<sub>REG</sub> but between V<sub>UVLO</sub> and V<sub>REG</sub>, excessive current may result in V<sub>CC</sub> falling below V<sub>UVLO</sub> and stopping soft-start operation. This situation is avoided by the hysteresis between V<sub>REG</sub> and V<sub>UVLO</sub> and correct sizing of the V<sub>CC</sub> capacitor, bootstrap capacitor, the soft-start capacitor, the primary MOSFET gate driving charge, and load on the SEC\_SYNC output. The value of the V<sub>CC</sub> capacitor should be chosen to be capable of maintaining soft-start operation with V<sub>CC</sub> above V<sub>UVLO</sub> until the V<sub>CC</sub> current can be supplied from the external circuit (e.g., via an auxiliary winding on the secondary inductor).




Figure 6. High-Voltage Pre-Regulator Circuit

The feedback voltage from the output of the auxiliary winding must sustain V<sub>CC</sub> above V<sub>REG</sub> to fully disconnect the pre-regulator, isolating V<sub>CC</sub> from V<sub>INEXT</sub>. V<sub>CC</sub> is then maintained above V<sub>REG</sub> for the duration of operation. In the event of an over voltage condition on V<sub>CC</sub>, an internal voltage

clamp turns on at 14.5 V to shunt excessive current to GND. In systems where operation is directly from a 12 V supply,  $V_{INEXT}$  and  $V_{CC}$  can be connected to the 12 V bus.


The soft-start circuit is designed for the dc-dc converter to start up in an orderly manner and reduce component stress. Soft-start is achieved by ramping the maximum attainable duty cycle during the soft-start time. The duty cycle is increased from zero to the final value at the rate set by an external capacitor, C<sub>SS</sub> as shown in Figure 7. The hiccup time is set by an internal 20  $\mu A$  current source charging  $C_{SS}$  from 0 V to  $2~V_{be},$  at which point switching begins. Then a 100  $\mu A$  charging current is applied to C<sub>SS</sub> to charge from 2 V<sub>be</sub> to the final value controlling the duty cycle as it rises. In the event of UVLO, shutdown or over current, the SS pin will be held low (<1 V) disabling driver switching. A longer soft-start time may be needed for highly capacitive loads and high peak-output current applications. In the event of an over current condition being detected, the soft-start pin will be pulled low and the cycle will start again performing a hiccup as shown in Figure 4. The hiccup off-time,  $t_1$ , is given by:


$$t_1 \approx C_{SS} imes rac{1.2 \text{ V}}{20 \, \mu A}$$

The soft-start time t<sub>2</sub> is can be estimated as:

$$t_2 \approx \frac{(C_{SS} \times V_{OUT} \times n)}{(K \times 100 \,\mu\text{A})}$$

where  $V_{OUT}$  is the output of the converter, and n is the turns ratio of the primary to each secondary winding, and K is the ratio of the resistive divider from  $V_{INEXT}$  to  $V_{INDET}$  (typically 10/1).





# Vishay Siliconix

Si9123

# **New Product**



Care should be taken to control the operating time using the internal pre-regulator to prevent excessive power dissipation in the IC. The use of an external dropping resistor connected in series with the VIN pin to drop the voltage during start up is recommended. The value of R<sub>EXT</sub> is selected to drop the input voltage to the IC under worst case conditions thereby dissipating power in the resistor, instead of the IC. If the supply output is shorted and the auxiliary winding does not provide the V<sub>CC</sub> current, then continuous soft-start cycles will occur. The average power in the IC during start-up where the hiccup operation would be performed continuously is given by:

$$\begin{split} \text{Power}\left(\text{IC}\right) &= \text{V}_{\text{IN}} \times \frac{\left[t_1 \, I_{\text{CC2}} + t_2 \left(I_{\text{CC4}} + I_{\text{SEC}\_\text{SYNC}}\right)\right]}{\left(t_1 + t_2\right)} \\ \text{Power}\left(\text{R}_{\text{EXT}}\right) &= \left(\text{V}_{\text{INEXT}} - \text{V}_{\text{IN}}\right) \times \frac{\left[t_1 \, I_{\text{CC2}} + t_2 \left(I_{\text{CC4}} + I_{\text{SEC}\_\text{SYNC}}\right)\right]}{\left(t_1 + t_2\right)} \end{split}$$

where  $I_{CC2}$  is the non-switching supply current,  $I_{CC4}$  is the supply current while switching,  $I_{SEC\_SYNC}$  is the average current out of the SEC\_SYNC pin, and  $t_1$  and  $t_2$  are defined in Figure 4.

After the feedback voltage from the secondary overrides the internal pre-regulator, no current flows through  $R_{EXT}$ . An example of the feedback circuitry is shown in <u>Figure 15</u>.

The SS pin has a predictable +1.25-mV/°C temperature coefficient and can be used to continuously monitor the junction temperature of the IC for a given power dissipation.

#### Reference

The reference voltage of Si9123 is set at 3.3 V. The reference voltage should be de-coupled externally with a 0.1  $\mu F$  capacitor and has 50-mA source capability. The REF pin voltage is 0 V in shutdown mode.

#### Voltage Mode PWM Operation

Under normal load conditions, the IC operates in voltage mode and generates a fixed frequency pulse-width modulated signal to the drivers. Duty cycle is controlled over a wide range to maintain the output voltage under line and load variation. Voltage feed-forward is also included to improve line regulation and transient response. In the half-bridge topology requiring isolation between output and input, the reference voltage and error amplifier are supplied externally, usually on the secondary side.

The output error signal is usually passed to the power converter through an opto-coupling device for isolation. The error information enters the IC via pin EP and where 0 V results in the maximum duty cycle, whilst 2 V represents minimum duty cycle. The EP error signal is gained up by -2.2X via an inverting amplifier and compared against the internal ramp generator. The relationship between Duty Cycle and VEP is shown in the Typical Characteristic section, <u>Duty Cycle vs. VEP</u> <u>25°C</u>, page 12.

Voltage feed-forward is implemented by taking the attenuated  $V_{INEXT}$  signal at  $V_{INDET}$  to directly modulate the duty cycle. This relationship is shown in the Typical Characteristic section, <u>Duty Cycle vs.  $V_{INDET}$ </u> page 12. The response time to line transients is very short since the PWM duty cycle is changed directly without having to go through the error amplifier feedback loop. At start-up, i.e., once  $V_{CC}$  is greater than  $V_{UVLO}$ , switching is initiated under soft-start control which increases the maximum attainable switch on-time linearly over the soft-start period. Start-up from a  $V_{INDET}$  power down, over-temperature, or over current is also initiated under soft-start control.

# Half-Bridge and Synchronous Rectification Timing Sequence

The PWM signal generated within the IC controls the low and high-side bridge drivers on alternate cycles. A period of inactivity always results after initiation of the soft-start cycle until the soft-start voltage reaches approximately 2 Vbe and PWM generated switching begins. The first bridge driver to switch is always the low-side, D<sub>L</sub> as this allows charging of the high-side boost capacitor. The timing and coordination of the drives to the primary and secondary stages is very important and the relationships are shown in Figure 3. It is essential to avoid the situation where both of the secondary MOSFETs are on when either the high or the low-side switch are active. In this situation the transformer would effectively be presented with a short across the output. The SEC\_SYNC timing signal is set to be ahead of the primary drive outputs by 50 - 80 ns.

#### Primary High- and Low-Side MOSFET Drivers

The drive voltage for the low-side MOSFET switch is provided directly from the V<sub>CC</sub> supply. The high-side MOSFET however requires the gate voltage to be enhanced above V<sub>IN</sub>. This is achieved by bootstrapping the V<sub>CC</sub> voltage onto the L<sub>X</sub> voltage (the high-side MOSFET source). In order to provide the bootstrapping an external diode and capacitor are required as shown on the application schematic. The capacitor will charge up after the low-side driver has turned on. The driver signals D<sub>H</sub> and D<sub>L</sub> are shown in Figure 3. The drive currents for the primary side MOSFETs is supplied from the V<sub>CC</sub> supply and can influence start up conditions.

#### Secondary Synchronization Driver

The secondary side MOSFETs are driven by the SEC\_SYNC output via a pulse transformer and gate driver circuits. The time relationships are shown in Figure 3. Logic circuitry on the secondary side is required to align the synchronous rectifier gate drive with the primary drive. The current supplied to the pulse transformer is drawn from  $V_{CC}$ .

#### Oscillator

The oscillator is designed to operate at a frequencies up to 500 kHz. The 500-kHz operating frequency allows the converter to minimize the inductor and capacitor size, improving the power density of the converter. The oscillator and therefore the switching frequency is programmable by a resistor on the  $R_{OSC}$  pin. The relationship is shown in the Typical Characteristics,  $F_{OSC}$  vs.  $R_{OSC}$ .



# Si9123

# **Vishay Siliconix**

#### **Hiccup Operation**

Current limiting is achieved by monitoring the differential voltage between CS1 and CS2 pins which are connected across a primary low-side sense resistor. Once the differential voltage exceeds the 150-mV trigger point, Hiccup operation is started. The SS pin is pulled to ground and switching stops until the SS pin charges up to 2 V<sub>be</sub> whereupon a duty cycle limited soft-start is initiated. The upper and lower switching points of the current limit have 50 mV of hysteresis.

#### VINEXT Voltage Monitor – VINDET

The Si9123 provides a means of sensing the voltage on  $V_{\rm INEXT}$  to control the operating mode and provides the feed-forward control voltage to the PWM controller. This is achieved by choosing an appropriate resistive tap between  $V_{\rm INEXT}$  and ground.


When the  $V_{\text{INDET}}$  voltage is greater than 720 mV but less than  $V_{\text{REF}}$  and  $V_{\text{CC}}$  is greater than  $V_{\text{UVLO}},$  all internal circuitry is enabled, but switching is stopped.

When the applied voltage is greater than V<sub>REF</sub> and V<sub>CC</sub> is greater than V<sub>UVLO</sub>, the output drivers are activated as normal. If the voltage applied to the V<sub>INDET</sub> pin is greater than V<sub>CC</sub> -0.3 V, the high-side driver, D<sub>H</sub>, will stop switching until the voltage drops below V<sub>CC</sub> -0.3 V. If continuous switching is desired under maximum V<sub>INEXT</sub> conditions, the resistive tap on the V<sub>INEXT</sub> divider must be set to accommodate the normal V<sub>CC</sub> operating voltage. Alternatively, a zener clamp diode from V<sub>INDET</sub> to GND may also be used.

 $V_{\text{INDET}}$  also provides the input to the voltage feed-forward function by adjusting the amplitude of the PWM ramp to the PWM comparator.

#### Shutdown Mode

If V<sub>INDET</sub> pin is forced below 470 mV the device will enter SHUTDOWN mode. This powers down all unnecessary functions of the controller, ensures that the primary switches are off and results in a low level current demand of 140  $\mu$ A from the V<sub>INEXT</sub> or V<sub>CC</sub> supplies.



Document Number: 72098 S-03639—Rev. B, 20-Mar-03

# Vishay Siliconix

**New Product** 


Duty Cycle (%)

Duty Cycle %


50



## **TYPICAL CHARACTERISTICS**




20 30 40 SS Duty Cycle (%) =  $t_2/(t_1 + t_2)$ D<sub>L</sub>, D<sub>H</sub> Delay vs. Temperture




4


120

10




DL, DH Duty Cycle vs. VEP







#### **TYPICAL CHARACTERISTICS**




# Si9123

# Vishay Siliconix

**New Product** 



# **TYPICAL WAVEFORMS**






Figure 10. Pre-Regulator Start-Up ∆:0 s @:360µs VINEXT 10 V/div  $V_{CC}$ 10.0 V Ch2 10.0 V M2.00ms Ch1 J 5.8 V Chi 2 ms/div

 $V_{BST} = 60 V$ 




Figure 11. Operating Driver Waveforms

 $V_{CC} = 12 V$ 




Figure 13.

#### Figure 12. SEC\_SYNC Set-Up Time (t<sub>d3</sub>, t<sub>d4</sub>)

V<sub>LX</sub> = 48 V

GND

٦W

D<sub>H</sub> 5 V/div



## LOGIC REPRESENTATIVE APPLICATION SCHEMATIC





Figure 14.



www.vishay.com **16** 

Document Number: 72098 S-03639—Rev. B, 20-Mar-03 Si9123

Vishay Siliconix

**New Product** 

<u>AHS</u>